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Abstract—In this contribution, we present a multiple-input
multiple-output (MIMO) equalizer with decision feedback (DF)
for high-speed chip-to-chip communication. We derive an elegant
closed-form expression for the minimum mean square error
(MMSE) equalization filters and show that the application of
MIMO DF equalization (DFE) allows to significantly improve the
reliability of high-speed communication over low-cost electrical
interconnects.
I. INTRODUCTION
As the processing speed of integrated circuits (ICs) is ever
increasing, the bit rates to be achieved by chip-to-chip commu-
nication need to scale accordingly. However, due to growing
signal bandwidths, current electrical chip-to-chip interconnects
start to suffer from high-frequency attenuation, caused by
skin effect and dielectric loss. In addition to the intersymbol
interference (ISI) resulting from channel dispersion, crosstalk
(XT) originating from mutual coupling between neighboring
wires further degrades the error performance. Hence, sophisti-
cated equalization techniques are required to achieve multi-
Gbit/s communication over low-cost electrical chip-to-chip
interconnects. Most state-of-the-art transceivers apply non-
linear decision feedback equalization (DFE) or Tomlinson-
Hirashima precoding (THP) to combat ISI [1]–[4]. In order
to mitigate XT, a myriad of XT cancellation techniques have
been proposed such as analog front-end design with infinite
impulse response (IIR) networks [5], proper printed circuit
board (PCB) design [6], capacitive crosstalk compensation [7],
and wavelet based filtering [8]. In [9], it was shown that linear
multiple-input multiple-output (MIMO) equalization is able
to significantly outperform conventional single-input single-
output (SISO) equalization by exploiting the XT signals rather
than suppressing them.
In this work, we extend the results for linear MIMO
equalization to MIMO DFE. Although the concept of MIMO
DFE has been introduced in, e.g., [10], [11], we derive
elegant closed-form matrix expressions for the feedforward and
feedback equalizers, and show how the proposed equalization
scheme allows to improve the reliability of high-speed off-
chip communication over low-cost electrical interconnects by
simultaneously mitigating ISI and XT.
II. SYSTEM MODEL
Fig. 1 exhibits a baseband communication scheme con-
necting L adjacent transmitters to a MIMO DFE receiver
through a typical electrical chip-to-chip interconnect consisting
of L parallel lanes. Each of the L transmitters feeds a real-
valued data symbol stream {a(l)(k)}, with 1 ≤ l ≤ L, to
a pulse shaping filter Htr(f) at a symbol rate 1/T . Assum-
ing spatially and temporally independent data streams, i.e.,
E
[
a(l1)(k1) a
(l2)(k2)
]
= σ2aδl1−l2δk1−k2 , the average energy
transmitted per symbol is given by
Es = σ
2
a
ˆ +∞
−∞
|Htr(f)|
2
df. (1)
The direct and XT channels between the transmitters and the
receiver establish a MIMO link captured by the matrix Hch(f),
the (r, p)-th entry of which is the frequency response H
(r,p)
ch (f)
describing the channel between the p-th transmitter and the
r-th receiver, with 1 ≤ r, p ≤ L. The L received signals,
affected by channel dispersion and XT, are each filtered by an
analog receiver filter Hrec(f) and sampled at (a multiple of)
the symbol rate 1/TFF = NFF/T ; obviously, the sampling
instants {mTFF + εT} depend on the sampling phase ε. The
samples n(1)(m), . . . , n(L)(m) represent additive stationary
noise at the receiver. The spatial diversity offered by the chan-
nel matrix Hch(f) can be exploited by introducing the MIMO
equalization matrix HFF representing L × L fractionally-
spaced feedforward equalizer filters, operating at the sam-
pling rate NFF/T . The variables u
(l)(k) based on which the
symbol decisions are taken, are obtained by downsampling
the outputs of HFF and by subtracting from the result the
outputs of the MIMO equalization matrix HFB representing
the L×L symbol-spaced feedback equalizer filters. Clearly, the
feedforward equalizers operate at the sampling rate NFF/T ,
whereas the feedback equalizers operate at the symbol rate
1/T . Moreover, the feedback equalization filters need to be
strictly causal, since only past symbol decisions can be applied
to the inputs of HFB.
If the off-diagonal equalizer filters are zero, the MIMO
system from Fig. 1 degenerates to a conventional SISO DFE
scheme. When all feedback filters have zero coefficients, the
MIMO DFE scheme reduces to the linear MIMO equalization
scheme from [9]. It should be noted that the analog front end
of the proposed MIMO equalization scheme is identical to
the one in the case of traditional SISO equalization. Due to
the larger number of discrete-time feedforward and feedback978-1-4799-8569-2/15/$31.00 ©2015 IEEE
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Figure 1. MIMO DFE scheme.
filters, however, the digital signal processing can suffer from
increased computational complexity. Nonetheless, by taking
the total number of filter coefficients as complexity measure,
it is shown in Sec. IV that, for a given complexity, the proposed
MIMO DFE scheme outperforms both SISO DFE equalization
and linear MIMO equalization.
III. MMSE MIMO DFE
Assuming that the past symbol decisions which are applied
to the feedback filter are correct, the outputs {u(l)(k)} of the
MIMO DFE equalization scheme, with 1 ≤ l ≤ L, are given
by
u(l)(k) =
L∑
p=1
∑
m
h(l,p)(m) a(p)(k −m)
−
L∑
p=1
∑
m>0
h
(l,p)
FB (m) a
(p)(k −m)
+
L∑
p=1
∑
m
h
(l,p)
FF (m)n
(p)(kNFF −m), (2)
where h
(l,p)
FF (m) and h
(l,p)
FB (m) are the impulse responses of
the equalizer filters between the p-th input and the l-th output
of the equalization matrices HFF and HFB, respectively, and
the impulse response h(l,p)(m) is defined as
h(l,p)(m) =
L∑
q=1
∑
m1
h
(l,q)
FF (m1) g
(q,p)(mNFF −m1), (3)
where the sequences {g(q,p)(m)}, with 1 ≤ q, p ≤
L, are obtained by sampling at instants {mTFF + εT}
the impulse responses of the corresponding cascades
Htr(f)H
(q,p)
ch (f)Hrec(f). Ideally, in the absence of noise, ISI
and XT, we should have u(l)(k) = a(l)(k).
In practice, the feedforward and feedback equalization
filters are finite impulse response (FIR) filters with a limited
number of filter taps; we assume h
(r,q)
FF (m) = 0 for m /∈
[−LFF,min, LFF,max], yielding LFF = LFF,min+LFF,max+1
feedforward filter taps, whereas h
(r,q)
FB (m) = 0 for m /∈
[1, LFB], yielding LFB feedback filter taps. In order to enable
convenient matrix notation, we introduce the L × (LLFF)
block matrix HFF comprising all feedforward equalizer coef-
ficients
HFF =
[
H˘FF(−LFF,min), . . . ,H˘FF(LFF,max)
]
, (4)
where the (l, q)-th entry of the L × L matrix H˘FF(m) is
given by h
(l,q)
FF (m). Similarly, the (l, q)-th entry of the L × L
matrix H˘FB(m) is given by h
(l,q)
FB (m), with m = 1, . . . , LFB.
The samples {g(q,p)(m)} are included in the (LLFF) × L
block matrix G(m) as follows
G(m) =


G˘ (mNFF + LFF,min)
...
G˘ (mNFF − LFF,max)

 , (5)
where the (q, p)-th entry of the L × L matrix G˘(m) is
given by g(q,p)(m). The sequences {g(q,p)(m)} are assumed
to have limited time duration, i.e., g(q,p)(m) = 0 for m /∈
[−Lg,min, Lg,max] and for all q and p, such that the num-
ber of non-zero matrices G(m) is limited to the interval
[−LG,min, LG,max], where

LG,min =
⌊
Lg,min+LFF,min
NFF
⌋
LG,max =
⌊
Lg,max+LFF,max
NFF
⌋ (6)
Defining the (LLFF)-dimensional column vector n(m) as
n(m) =


n˘(mNFF + LFF,min)
...
n˘(mNFF − LFF,max)

 , (7)
with the p-th element of n˘(m) being given by n(p)(m), and
introducing the L-dimensional column vectors a(k) and u(k),
the l-th elements of which are given by a(l)(k) and u(l)(k),
respectively, it follows that equations (2) and (3) can be written
as
u(k) =
∑
m∈ΨG
H(m)a(k −m)
−
∑
m∈ΨFB
H˘FB(m)a(k −m) +HFFn(k), (8)
where ΨG = [−LG,min, LG,max], ΨFB = [1, LFB], and
H(m) = HFFG(m). (9)
It follows from (8) that the term in u(k) resulting from the
additive noise n(k) is affected by the MIMO feedforward
equalization matrix HFF. Hence, contrary to MIMO DFE,
MIMO feedforward equalization is expected to give rise to
noise enhancement. Taking (8) and (9) into account, the error
vector e(k) = u(k) − a(k) between the actual output u(k)
and the target output a(k) can be written as
e(k) =
∑
m∈ΨFB
(
H(m)− H˘FB(m)
)
a(k −m)
+
∑
m∈ΨFF
(H(m)− δm IL) a(k −m) +HFFn(k), (10)
where ΨFF = ΨG \ ΨFB. As a performance measure for the
proposed equalization scheme, we introduce the normalized
mean square error (MSE) caused by noise, ISI, and XT:
MSE ,
E
[
‖e(k)‖
2
]
E
[
‖a(k)‖
2
] . (11)
From (10), it follows that the MSE (11) reduces to
MSE =
1
Lσ2a
[
σ2a
∑
m∈ΨFB
∥∥∥HFFG(m)− H˘FB(m)∥∥∥2
+ σ2a
∑
m∈ΨFF
∥∥HFFG(m)− δm IL∥∥2
+ tr
(
HFFRnH
T
FF
)]
, (12)
where the superscript T denotes matrix transpose and the
(LLFF)× (LLFF) autocorrelation matrix Rn is defined as
Rn¯ , E
[
n(m)n(m)T
]
. (13)
It is readily verified that for any given feedforward filter matrix
HFF, the MSE (12) is minimized by selecting the feedback
filter for m ∈ ΨFB as
H˘FB(m) = HFFG(m). (14)
Taking (14) into account, and considering the resulting similar-
ity between (12) and [9, Eq. (12)], the minimum mean square
error (MMSE) feedforward equalization matrix HFF,MMSE
minimizing the MSE between the actual output vector u(k)
and the target output vector a(k) can be shown to be elegantly
expressed as
HFF,MMSE = G(0)
T
A
−1, (15)
where
A ,
∑
m∈ΨFF
G(m)G(m)T +
1
σ2a
Rn. (16)
Hence, (14) fully eliminates the ISI and XT terms corre-
sponding to a(k −m), with m ∈ ΨFB, whereas (15) reduces
the remaining ISI and XT for m ∈ ΨFF at the cost of
noise enhancement. By substituting (14) and (15) in (12), the
minimum MSE is shown to reduce to
MSEmin =
1
L
tr
(
IL −G(0)
T
A
−1
G(0)
)
. (17)
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Figure 2. MSE for several symbol-spaced (NFF = 1) and fractionally-spaced
(NFF = 2) equalization schemes.
IV. NUMERICAL RESULTS
In this section, we illustrate the performance of the pro-
posed equalization scheme on a 4 × 4 MIMO channel with
strong XT, obtained from simulating an electrical chip-to-chip
interconnect consisting of 4 adjacent stripline traces on a mul-
tilayer PCB. We assume unit-energy square-root raised-cosine
transmit and receive filters with a 3 dB bandwidth 1/(2T )
and a roll-off factor β = 0.3. The considered constellation is
2-PAM. Furthermore, the noise samples n(l)(m) are spatially
and temporally independent real-valued zero-mean Gaussian
random variables with variance N0/2.
Under the assumption that Rb = 50 Gbit/s and Es/N0 =
20dB, we display in Fig. 2 the 1/MSE curves as a function of
the sampling phase ǫ for a number of symbol-spaced (NFF =
1) and fractionally-spaced (NFF = 2) equalization schemes.
Here, it is assumed that when ε = 0, the impulse response cor-
responding to the frequency response Htr(f)H
(1,1)
ch (f)Hrec(f)
is sampled at the instant it reaches its maximum value. It
can be observed from the figure that by adding LFB = 4
feedback filter taps to a linear MIMO equalization scheme
with LFF = 7 (i.e., LFF,min = LFF,max = 3) feedforward
filter taps, the resulting MMSE MIMO DFE scheme outper-
forms the linear scheme by 5 dB when NFF = 1 and by
about 4 dB when NFF = 2. Obviously, this performance
improvement comes with the cost of increased computational
complexity. A more fair comparison is obtained by considering
equalization schemes with the same total number of filter
taps. For instance, if we compare the MIMO DFE scheme
with a linear equalization scheme with LFF = 11 taps per
feedforward filter, such that both schemes have a total number
of Ltot = 11× 16 = 176 taps, we notice that the performance
improvement due to DFE reduces to about 4 dB and 2.6 dB
when NFF = 1 and NFF = 2, respectively. However, given
a total number of filter taps, it is still much more effective to
use a MIMO DFE scheme than a linear MIMO equalization
scheme. Additionally, if we compare the MIMO DFE scheme
with a SISO DFE scheme with LFF,max = 14, LFF,min = 13,
and LFB = 16, such that Ltot = 176, we observe that the
MIMO DFE scheme outperforms the SISO DFE scheme by
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Figure 3. BER for several symbol-spaced (NFF = 1) and fractionally-spaced
(NFF = 2) equalization schemes.
about 2.4 dB and 2.6 dB when NFF = 1 and NFF = 2,
respectively. Note that the SISO DFE scheme treats the XT
as additional Gaussian noise, as shown in [9]. Finally, by
sampling at twice the sampling rate, the MSE performance of
the MIMO DFE scheme is shown to be improved by about 2
dB. The above observations indicate that (fractionally-spaced)
MIMO DFE has the potential to significantly improve the
performance of high-speed chip-to-chip communication over
low-cost electrical interconnects.
In Fig. 3, we show the BER versus Es/N0 for the
equalization schemes from Fig. 2. For each scheme, we can
obtain the optimal sampling phase from Fig. 2. However,
since the MSE shows only minor variations as a function of
ε, we select ε = −0.25 for all sampling schemes for the
sake of simplicity. Considering a target BER of 10−12 and
fractionally-spaced equalization (NFF = 2), the MIMO DFE
scheme outperforms the linear MIMO equalization scheme
(with LFF = 11) by 6 dB and the SISO DFE scheme by about
4.5 dB, despite the identical total number of filter taps. For
symbol-spaced equalization (NFF = 1), the BER degradation
between the MIMO and SISO DFE schemes is larger than for
NFF = 2, whereas the linear MIMO schemes do not achieve
the target BER because of an error floor. Note that, due to
error propagation, the actual BER will be slightly worse than
the BER curves shown in Fig. 3. However, the conclusions
drawn at the target BER of 10−12 remain valid, since for such
low BERs, the effect of error propagation can be neglected.
V. CONCLUSIONS
In this contribution, we derived neat closed-form expres-
sions for the MMSE equalization filters of a MIMO DFE
scheme. We demonstrated the potential of the proposed scheme
to improve the reliability of high-speed chip-to-chip communi-
cation over low-cost electrical interconnects. In particular, we
showed that MIMO DFE allows to significantly outperform
both linear MIMO equalization and conventional SISO DFE,
even given a total number of filter taps.
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